Barbieri, Kealan
|
3d202c2054
|
src: gpu: jit: ngen: rename gen12 to xe
|
2021-06-01 17:37:10 -07:00 |
|
Barbieri, Kealan
|
c8a8724e20
|
src: gpu: ocl: prevent nhwc dispatch with int8 dst
|
2021-02-23 13:31:25 -08:00 |
|
Barbieri, Kealan
|
4c2c62d9f5
|
tests: benchdnn: conv: add int8 dst conv test coverage for nhwc
|
2021-02-23 13:31:25 -08:00 |
|
Barbieri, Kealan
|
6e9d6f0eca
|
src: gpu: ocl: remove optimization from nhwc int8 dst
|
2021-02-23 13:31:25 -08:00 |
|
Barbieri, Kealan
|
b6d8cc7a06
|
src: gpu: ocl: fix dw gen9 sum
|
2021-02-23 13:31:25 -08:00 |
|
Barbieri, Kealan
|
83c4167c80
|
doc: explain API for float->int8 conv
|
2021-02-23 13:31:25 -08:00 |
|
Barbieri, Kealan
|
94bebef5f8
|
src: gpu: ocl: enable int8 dst for gen9 dw conv
|
2021-02-18 15:19:53 -08:00 |
|
Barbieri, Kealan
|
eded2572c8
|
src: gpu: ocl: add subgroup macros for f16 dst
|
2021-02-17 09:11:59 -08:00 |
|
Barbieri, Kealan
|
827b4a11f0
|
tests: benchdnn: conv: prevent dispatch of int8 dst to nvidia
|
2021-02-17 09:11:59 -08:00 |
|
Barbieri, Kealan
|
abdd5d6c7e
|
src: gpu: ocl: gen9 fwd int8 dst fixup
|
2021-02-09 15:56:39 -08:00 |
|
Barbieri, Kealan
|
fc6c0311c2
|
doc: conv: add f32f32s8 and f16f16s8 to supported cfgs
|
2021-02-09 15:56:39 -08:00 |
|
Barbieri, Kealan
|
e6c1f0d124
|
tests: benchdnn: update docs and tests for int8 dst from float
|
2021-02-09 15:56:39 -08:00 |
|
Barbieri, Kealan
|
a142cf66e8
|
src: gpu: ocl: enable int8 dst 32c 32n32c output and sum
add support for int8 blocked dst formats and sum in gen9_fwd kernel
|
2021-02-09 15:56:39 -08:00 |
|
Barbieri, Kealan
|
921f4e4f4e
|
src: gpu: ocl: sum for gen9 conv with int8 nchw dst
|
2021-02-09 15:56:39 -08:00 |
|
Barbieri, Kealan
|
0387da4c65
|
src: gpu: ocl: enable int8 nchw dst for gen9 conv fw
|
2021-02-09 15:56:39 -08:00 |
|
Barbieri, Kealan
|
4e8cccf1fe
|
src: common: enable s8 dst type for f32/f16 src/wei
enable f32 acc when dst is not f32, add support for cfg strings in benchdnn
|
2021-02-09 15:56:39 -08:00 |
|
Barbieri, Kealan
|
72a5f637c6
|
src: gpu: ocl: rename x8s8s32x kernels to x8s8x
|
2021-01-12 13:14:08 -08:00 |
|
Barbieri, Kealan
|
b4d38ea4b3
|
src: gpu: ocl: fix bias tail handling in gen12lp_conv_dw_fwd
|
2020-11-09 11:16:56 -08:00 |
|
Barbieri, Kealan
|
6d988902b7
|
tests: benchdnn: ip: fix ip_perf_batch type
|
2020-11-04 15:57:15 -08:00 |
|
Barbieri, Kealan
|
c67d5d64d0
|
src: gpu: ocl: fix gen12lp bias reads
|
2020-10-22 12:40:55 -07:00 |
|
Barbieri, Kealan
|
10f720c507
|
src: gpu: ocl: add default subgroup value
|
2020-09-24 16:07:12 -07:00 |
|
Barbieri, Kealan
|
b7a1d2f3a4
|
src: gpu: ocl: add support for strides, reversed outer dims
|
2020-09-01 15:32:33 -07:00 |
|
Barbieri, Kealan
|
8f484d99e5
|
src: gpu: ocl: define post ops for post sum
|
2020-05-27 10:00:29 -07:00 |
|
Barbieri, Kealan
|
8f9b04148e
|
src: gpu: merge gen12lp to master
|
2020-05-13 15:45:08 -07:00 |
|
Barbieri, Kealan
|
b37c63c4f6
|
src: gpu: ocl: reorder: add block read/write
|
2020-04-23 15:10:39 -07:00 |
|
Barbieri, Kealan
|
dbd71f5bbf
|
include: dnnl: add iodhw, bacde tags to enums
|
2020-04-23 14:09:05 -07:00 |
|
Barbieri, Kealan
|
e9d1a29aa1
|
src: gpu: ocl: binary: separate gen9 kernel added
|
2020-04-22 17:29:35 -07:00 |
|
Barbieri, Kealan
|
3dd6cb1ed8
|
src: gpu: binary: add block read/write
|
2020-04-22 17:29:34 -07:00 |
|
Barbieri, Kealan
|
1b1651f1bc
|
src: gpu: ocl: resampling: kernel format fix
|
2020-04-16 14:00:08 -07:00 |
|
Barbieri, Kealan
|
05802d17b0
|
src: gpu: ocl: resampling: add precision fix to master
|
2020-04-15 10:53:24 -07:00 |
|
Barbieri, Kealan
|
275c250e3a
|
src: gpu: conv: consistently use double blocking for f16 mb32
|
2020-03-09 10:20:06 -07:00 |
|
Barbieri, Kealan
|
9369fde69b
|
src: gpu: conv: enforce consistent shape for f16 mb16 conv
|
2020-03-05 17:11:06 -08:00 |
|
Barbieri, Kealan
|
d0365ca133
|
src: gpu: conv: add macros to oc unrolling for 1st conv
|
2020-03-02 10:14:09 -08:00 |
|
Barbieri, Kealan
|
2c0ccb162c
|
src: gpu: conv: add padding to oc for first conv when not divisible by 16
|
2020-02-23 16:52:55 -08:00 |
|
Barbieri, Kealan
|
5973bd8b10
|
src: gpu: conv: add padding to oc for first conv when not divisible by 16
|
2020-02-21 10:24:17 -08:00 |
|
Barbieri, Kealan
|
880bec0250
|
tests: benchdnn: moved eltwise_index declaration into dnn_types from binary and conv
|
2020-02-10 16:08:58 -08:00 |
|
Barbieri, Kealan
|
02ab74035b
|
tests: gtests: binary: replace cpu guard for scales in tests
|
2020-02-10 16:08:58 -08:00 |
|
Barbieri, Kealan
|
adca0e4ec9
|
tests: benchdnn: inputs: binary: gpu: add attrs to test cases for binary gpu
|
2020-02-10 16:08:58 -08:00 |
|
Barbieri, Kealan
|
1c40def80d
|
src: ocl: ip: change default sum scale to 0
|
2020-02-10 16:08:58 -08:00 |
|
Barbieri, Kealan
|
e5f55dc7e2
|
src: ocl: conv: change default sum scale to 0
|
2020-02-10 16:08:58 -08:00 |
|
Barbieri, Kealan
|
ebb7eb9774
|
src: ocl: binary: remove unused macro, change default scale to 0
|
2020-02-10 16:08:58 -08:00 |
|
Barbieri, Kealan
|
7f87a61d40
|
doc: primitive: binary: remove limitation on gpu post-ops, attrs
|
2020-02-10 16:08:58 -08:00 |
|
Barbieri, Kealan
|
f9f57c38d2
|
test: gtests: binary: gpu: update to test post-ops on gpu
|
2020-02-10 16:08:58 -08:00 |
|
Barbieri, Kealan
|
747d1dfe18
|
src: ocl: binary: enable bf16, unequal dims, adjust bench precision
|
2020-02-10 16:08:58 -08:00 |
|
Kealan Barbieri
|
b94a01918f
|
src: ocl: binary: enable post ops
|
2020-02-10 16:08:58 -08:00 |
|
Kealan Barbieri
|
3201ef9b54
|
benchdnn: input: deconv: gpu: add more int8 case for gpu
|
2020-02-04 10:07:00 -08:00 |
|
Kealan Barbieri
|
73db5afe92
|
src: ocl: deconv: enable int8 types
|
2020-02-04 10:07:00 -08:00 |
|